Abstract-The bandpass filter is one of the essential blocks of every modern RF transceiver. Performance of the transceiver greatly depends on the performance of the bandpass filter. A bandpass filter designed with passive inductors suffers from some drawbacks like large chip size, low-quality factor, less tenability etc. To prevail over these constraints, an active inductor-based bandpass filter circuit has been designed in GPDK-90nm CMOS technology utilizing cadence virtuoso environment. The simulation result shows that the active inductor-based bandpass filter circuit design achieves a gain of 6.79dB, a bandwidth of 5.05 GHz and a noise figure of 3.10dB. The circuit dissipates only 3.55mW power for its operation from a single 1.5V DC supply. By avoiding bulky inductor in the design helped to attain a very small chip area of 127.704μm 2 .
I. INTRODUCTION
Inductors, in both passive or active form, play an important role in analogue components of typical radio frequency (RF) devices such as filters, amplifiers, oscillators, mixers, phase shifters, impedance matching circuitries, etc. of applications including mobile phones (GSM 900/1800), Global Position System (GPS), television broadcasting, Wireless Local Area Network (WLAN), Bluetooth, Radio Frequency Identification (RFID), Zigbee and many more [1] [2] . Generally, RF band-pass filters are realized with integrated inductors. Unfortunately, the parasitic effects of losses in substrate and coupling capacitance demean the overall performance, especially for silicon chips. Moreover, the consequences like large chip area, low-quality factor, fixed tuning etc. are making passive inductors less interested to RFIC designers [3] .
In order to overcome the limitations, active inductors composed of MOS transistors are initiated. They can be managed to tune accordingly to overcome the effects of PVT variations. Moreover, they can be designed to exhibit higher inductance and quality factor by taking only up to 10% of the area compared to its passive counterpart [4] . As a result, despite rapid improvements in integrated circuit technologies in recent years, the usage of passive inductors is lessening day by day.
The idea of the active inductor, as shown in Fig.1 , is derived from the gyrator theory [5] , which is nothing but a two-port network consisting of two transconductors connected in negative feedback. The input impedance of such a circuit is given by:
The transconductors replaced by NMOS transistors can result in the simple active inductor as illustrated in Fig.2 . Nevertheless, this structure exhibits few drawbacks, for instance, small inductance value, low-quality factor, and constricted tuning limit [6] . To conquer these constraints, several techniques have been introduced as illustrated in the literature [7] [8] . Continuous downscaling of CMOS technology enables the designers fabricating fully integrated and low power RF systems [9] . An RF filter is one of the performance decisive building blocks of all modern wireless transceivers. Especially in microwave frequencies, integrated inductors, as part of the filter circuit, are not recommended due to their loss and size issues. Therefore, in this research, a fully integrated active inductorbased active bandpass filter design has been proposed in GPDK 90nm CMOS technology for K-band RF devices.
II. FILTER DESIGN
To design an active inductor circuit for GHz frequencies, opamps and linearized transconductors (G m ) cannot be used because of excess parasitic capacitance effect and phase shift problem. Regarding that, minimum-transistor count G M must be occupied in order to achieve the desired frequencies. An active inductor can become a second-order resonator in RF frequencies as a result of tank circuit composed of parasitic capacitances and the equivalent inductor.
An active inductor offers high impedance at the selfresonance frequency (f o ) to build a bandpass filter. Fig. 3 shows the simplified all transistor active inductor circuit and its equivalent inductor along the parasitics is illustrated in Fig. 4 . For clarity, the ideal current sources are used instead of currentmirror MOSFETs. By tracing the signal flow, the operation of the circuit can be understood.
Transistor M 1 and M 2 acts as a non-inverting Gm cell which is labeled as G M1 (=0.5g m1 , if g m1 =g m2 and g 2 =0) with the input voltage at V 1 and output current at V 3 . M 3 is an inverting transconductor which labeled as -G M2 (=-g m3 ) with the input voltage at V 3 and output current at V 1 . The signal passes through NMOSs only because of their higher motilities and the circuit can be operated at higher frequencies.
The construction of the proposed BPF is given in Fig. 5 . The input signal is fed to the input buffer and then it is passed to the active inductor part and lastly into an output buffer.
The schematic circuit of the proposed bandpass filter with proper biasing and tuning components is given in Fig. 6 .
III. RESULTS AND DISCUSSIONS
The proposed bandpass filter circuit has been designed and simulated by cadence virtuoso tool for GPDK-90nm CMOS technology in ADE-L environment. The circuit is powered by a single 1.5V supply In this research, gain, noise figure, bandwidth and quality factor have been evaluated to measure its performance. The measured result of the proposed bandpass filter circuit is shown in Fig 7. We can observe that the proposed bandpass filter circuit have gain 6.79 dB, can operate at the center frequency of 21 GHz which has the value of quality factor of 4.16 and bandwidth of 5.05 GHz.
The noise figure of the proposed bandpass filter is shown in Fig. 8 , which is 3.10dB. The total power dissipation, including the biasing and buffer circuits, equals to 3.55 mW at 1.5 V power supply. Basically, a much lower supply voltage will result in a lower power dissipation. The layout design for the proposed bandpass filter circuit is implemented in cadence as shown in Fig. 9 . The size of this layout is 10.2 µm × 12.52 µm only. Hence it should be noted that the transistors with larger aspect ratio were designed in multifinger architecture in order to ensure required conductivity and also achieve compact core area. The FEOL corner analysis for TT, FF and SS corners is given in Fig 10. For all the corners, the gain and noise figure remain almost stable. Table 1 represents the performance of the proposed bandpass filter circuit and Table 2 illustrates the performance comparison with other relevant researches. From the assessment, it is evident that the proposed bandpass filter is the smallest in die area and other parameters are also very competitive. Such a fully ISSN 1844 -9689 6 https://www.degruyter.com/view/j/cjece integrated active bandpass filter will be very useful for K-band RF appliances.
IV. CONCLUSION The proposed bandpass filter circuit was evaluated through simulation by using Cadence Virtuoso. The proposed bandpass filter circuit has the center frequency of 21 GHz. Besides, it has a lower power dissipation which is 3.55 mW at 1.5 V power supply. The proposed bandpass filter circuit layout is designed by using Cadence Virtuoso GPDK 90nm CMOS technology. The size of the die area for this proposed bandpass filter circuit is equaled to 127.704 um
2
. This indicates that the bandpass filter circuit with an active inductor design will require a much smaller area compared to the other design.
